module foo (
input clk,
input din,
input en,
output reg y1,
output reg y2
);

always@(posedge clk)
begin
	if(en)begin
		y1 <= din;
		y2 = din;
	end 
end

endmodule
